

JC772 U.S. PTO
09/19/00

Docket No. 1232-4421US1

JC598 U.S. PTO
09/664715
09/19/00

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

UTILITY APPLICATION AND FEE TRANSMITTAL (1.53(b))

ASSISTANT COMMISSIONER FOR PATENTS
BOX PATENT APPLICATION
Washington, D.C. 20231

Sir:

Transmitted herewith for filing is the patent application of

Inventor(s) names and addresses:

- | | |
|--|--|
| (1) Fumio UEHARA
629-2, Katakuramachi, Hachioji-shi
Tokyo, JAPAN | (2) Kiyofumi SAKAGUCHI
19-2-504, Edahigashi 2-chome
Tsuzuki-ku, Yokohama-shi,
Kanagawa-ken, JAPAN |
| (3) Kazutaka YANAGITA
8-8-302, Mori 1-chome, Isogo-ku,
Yokohama-shi, Kanagawa-ken, JAPAN | (4) Masakazu HARADA
90-2-103, Tateya
Akiruno-shi, Tokyo, JAPAN |

☐ Additional inventors are listed on a separate sheet

For: **WAFER PROCESSING APPARATUS, WAFER PROCESSING METHOD, AND
SEMICONDUCTOR SUBSTRATE FABRICATION METHOD**

Enclosed Are:

- 41 page(s) of specification
1 page(s) of Abstract
2 page(s) of claims
10 sheets of ☒ Formal (Figs. 1-10F) ☐ Informal drawings
- 6 page(s) of Declaration and Power of Attorney
- ☐ Unsigned
☐ Newly Executed
☒ Copy from prior application
☐ Deletion of inventors including Signed Statement under 37 C.F.R. §1.63(d)(2)
- ☒ **Incorporation by Reference:**
- ☒ The entire disclosure of the prior application, from which a copy of the combined Declaration and Power of Attorney is supplied herein, is considered as being part of the disclosure of the accompanying application and is incorporated herein by reference.

- ☐ Microfiche Computer Program (Appendix)
- ☐ page(s) of Sequence Listing
- ☐ computer readable disk containing Sequence Listing
- ☐ Statement under 37 C.F.R. §1.821(f) that computer and paper copies of the Sequence Listing are the same
- ☒ Assignment Papers (assignment cover sheet and assignment documents)
- ☐ A check in the amount of \$40.00 for recording the Assignment
- ☐ Charge the Assignment Recordation Fee to Deposit Account No. 13-4503, Order No. . . .
- ☒ Assignment Papers filed in the parent application Serial No. 09/025,409
- ☐ Certification of chain of title pursuant to 37 C.F.R. §3.73(b)
- ☒ Priority is claimed under 35 U.S.C. §119 for:
Application No(s). 9-038079, filed 2/21/97, in Japan (country)
Application No(s). 9-038080, filed 2/21/97, in Japan (country).
- ☒ Certified Copy of Priority Document(s) []
- ☐ filed herewith
- ☒ filed in application Serial No. 09/025,409, filed 2/18/98.
- ☐ English translation document(s) []
- ☐ filed herewith
- ☐ filed in application Serial No. _____, filed _____.
- ☐ Priority is claimed under 35 U.S.C. §119(e) for:
Provisional Application No. _____, filed _____.
- ☒ Priority is claimed under 35 U.S.C. §120 for:
Application No(s). 09/025,409, filed 2/18/98.
- ☒ Information Disclosure Statement
- ☐ Copy of [] cited references
- ☒ PTO Form-1449
- ☒ References cited in parent application Serial No. 09/025,409, filed 2/18/98.
- ☐ Preliminary Amendment
- ☒ Return receipt postcard (MPEP 503)
- ☒ This is a ☐ continuation ☒ divisional ☐ continuation-in-part of prior application serial no. 09/025,409, filed 2/18/98.
- ☒ Cancel in this application original claims 1-27 of the parent application before calculating the filing fee. (At least one original independent claim must be retained for filing purposes.)
- ☐ A Preliminary Amendment is enclosed. (Claims added by this Amendment have been properly numbered consecutively beginning with the number following the highest numbered original claim in the prior application.
- ☒ The status of the parent application is as follows:

☐ A Petition for Extension of Time and a Fee therefor has been or is being filed in the parent application to extend the term for action in the parent application until _____.

☐ A copy of the Petition for Extension of Time in the co-pending parent application is attached.

☒ No Petition for Extension of Time and Fee therefor are necessary in the co-pending parent application.

☐ Please abandon the parent application at a time while the parent application is pending or at a time when the petition for extension of time in that application is granted and while this application is pending has been granted a filing date, so as to make this application co-pending.

☐ Transfer the drawing(s) from the parent application to this application

☒ Amend the specification by inserting before the first line the sentence:
This is a divisional application of co-pending application Serial No. 09/025,409, filed 2/18/98.

I. CALCULATION OF APPLICATION FEE				
	Number Filed	Number Extra	Rate	Basic Fee \$690.00/345.00
Total Claims	12- 20 =	0	\$18.00/\$9.00	\$ 0
Independent Claims	3- 3 =	0	\$78.00/\$34.00	\$ 0
<input type="checkbox"/> Multiple Dependent Claims		If marked, add fee of \$260.00 (\$130.00)		\$
TOTAL:				\$ 690.00

☐ A statement claiming small entity status is attached or has been filed in the above-identified parent application and its benefit under 37 C.F.R. §1.28(a) is hereby claimed. Reduced fees under 37 C.F.R. §1.9 (f) paid herewith \$_____.

☐ A check in the amount of \$ _____ in payment of the application filing fees is attached.

☒ Charge fee to Deposit Account No. 13-4503 Order No. 1232-4421US1. A DUPLICATE COPY OF THIS SHEET IS ATTACHED.

☒ The Assistant Commissioner is hereby authorized to charge any additional fees which may be required for filing this application pursuant to 37 CFR §1.16, including all extension of time fees pursuant to 37 C.F.R. § 1.17 for maintaining copendency with the parent application, or credit any overpayment to Deposit Account No. 13-4503 Order No. 1232-4421US1. A DUPLICATE COPY OF THIS SHEET IS ATTACHED.

Respectfully submitted,

MORGAN & FINNEGAN, L.L.P.

Dated: September 19, 2000

By: 

Keats A. Quinalty

Registration No. 46,426

(202) 857-7887 Telephone

(202) 857-7929 Facsimile

CORRESPONDENCE ADDRESS:

MORGAN & FINNEGAN, L.L.P.
345 Park Avenue
New York, NY 10154

TITLE OF THE INVENTION

WAFER PROCESSING APPARATUS, WAFER PROCESSING METHOD,
AND SEMICONDUCTOR SUBSTRATE FABRICATION METHOD

5

BACKGROUND OF THE INVENTION

FIELD OF THE INVENTION

The present invention relates to a wafer processing
apparatus, a wafer processing method, and a
10 semiconductor substrate fabrication method and, more
particularly, to a wafer processing apparatus for
processing a wafer by dipping it into a processing
solution, a wafer processing method, and a semiconductor
substrate fabrication method.

15

DESCRIPTION OF THE RELATED ART

Cleaning processing is a typical example of wafer
processing. One subject of wafer cleaning is to increase
the speed. Japanese Patent Laid-Open No. 8-293478 has
20 disclosed a wafer cleaning method capable of increasing
the cleaning efficiency by supplying ultrasonic waves
while rotating a wafer, and an apparatus for practicing
this method.

The wafer cleaning method disclosed in Japanese
25 Patent Laid-Open No. 8-293478 is based on the

recognition that a wafer is most efficiently cleaned at the interface between a cleaning solution and ambient atmosphere. In the wafer cleaning method, therefore, particles inevitably attach to a wafer at the interface
5 between the cleaning solution and ambient atmosphere.

In the wafer cleaning apparatus disclosed in Japanese Patent Laid-Open No. 8-293478, a cam mechanism for rotating a wafer is arranged immediately below the wafer, so a rotating force is not efficiently
10 transmitted to the wafer. In the wafer cleaning apparatus, the transmission of ultrasonic waves is interrupted because the cam mechanism is laid out to completely shield the wafer from below. As a result, the strength of ultrasonic waves differs between the center
15 and peripheral portion of the wafer, and the wafer cannot be uniformly processed. This nonuniformity cannot be improved by rotation of the wafer..

SUMMARY OF THE INVENTION

20 It is an object of the present invention to prevent contamination of a wafer by particles in various wafer processes including cleaning and etching.

It is another object of the present invention to make wafer processing uniform.

25 A wafer processing apparatus according to the

present invention is a wafer processing apparatus for processing a wafer by dipping the wafer into a processing solution, characterized by comprising a processing bath having a depth that allows to completely
5 dip the wafer into the processing solution, wafer rotating means for rotating one or a plurality of wafers held by a wafer holder by using a wafer rotating member which rotates about a shaft shifted from a portion immediately below a barycenter of the one or plurality
10 of wafers, and ultrasonic generating means for generating ultrasonic waves in the processing bath.

In the wafer processing apparatus, only the wafer rotating member is preferably arranged as a member for transmitting a rotating force to the wafer below the one
15 or plurality of wafers held by the wafer holder.

In the wafer processing apparatus, the wafer rotating member preferably comprises at least one rod member substantially parallel to the shaft, and the rod member preferably rotates about the shaft.

20 In the wafer processing apparatus, the rod member preferably has a diameter much smaller than a diameter of a cylinder virtually formed upon rotation of the rod member about the shaft.

In the wafer processing apparatus, the rod member
25 preferably has a groove which engages with a peripheral

portion of the wafer.

In the wafer processing apparatus, a section of the rod member taken along the shaft preferably has a substantially sine-wave shape.

5 In the wafer processing apparatus, a section of the rod member taken along the shaft preferably has a substantially full-wave rectifying shape.

In the wafer processing apparatus, the wafer rotating means preferably further comprises driving
10 force generating means arranged outside the processing bath, and driving force transmission means for transmitting a driving force generated by the driving force generating means to the wafer rotating member and rotating the wafer rotating member.

15 The wafer processing apparatus preferably further comprises a dividing member for dividing an interior of the processing bath into a processing wafer side and a side of the driving force transmission means.

In the wafer processing apparatus, the driving
20 force transmission means preferably transmits the driving force generated by the driving force generating means through a crank mechanism.

In the wafer processing apparatus, the processing bath preferably comprises a circulating mechanism having
25 an overflow bath.

In the wafer processing apparatus, the circulating mechanism preferably comprises contamination reducing means for reducing contamination of the wafer by particles.

5 In the wafer processing apparatus, the contamination reducing means preferably comprises a filter.

In the wafer processing apparatus, the contamination reducing means preferably comprises means
10 for adjusting flow of the processing solution in the processing bath.

In the wafer processing apparatus, the ultrasonic generating means preferably comprises an ultrasonic bath and an ultrasonic source, and the processing bath
15 preferably receives ultrasonic waves through an ultrasonic transmitting medium set in the ultrasonic bath.

The wafer processing apparatus preferably further comprises driving means for changing a relative
20 positional relationship between the ultrasonic source and a wafer to be processed.

In the wafer processing apparatus, the driving means preferably moves the ultrasonic source within the ultrasonic bath.

25 In the wafer processing apparatus, at least

portions of constituent members of the processing bath
and the wafer rotating means which may come into contact
with the processing solution are preferably made of one
material selected from the group consisting of quartz
5 and plastic.

In the wafer processing apparatus, at least
portions of constituent members of the processing bath
and the wafer rotating means which may come into contact
with the processing solution are preferably made of one
10 material selected from the group consisting of a
fluorine resin, vinyl chloride, polyethylene,
polypropylene, polybutyleneterephthalate (PBT), and
polyetheretherketone (PEEK).

A wafer processing method according to the present
15 invention is a wafer processing method of processing a
wafer while ultrasonic waves are supplied, characterized
by comprising processing the wafer while entirely
dipping the wafer into a processing solution and
rotating the wafer.

20 A wafer processing method according to the present
invention is a wafer processing method of processing a
wafer while ultrasonic waves are supplied, characterized
by comprising processing the wafer while entirely
dipping the wafer into a processing solution, and
25 rotating and vertically moving the wafer.

A wafer processing method according to the present invention is a wafer processing method of processing a wafer while ultrasonic waves are supplied, characterized by comprising processing the wafer while entirely
5 dipping the wafer into a processing solution and changing a position of an ultrasonic source.

The wafer processing method according to the present invention is characterized in that the wafer is cleaned using a wafer cleaning solution as the
10 processing solution.

The wafer processing method is suitable for a method of etching the wafer using a wafer etching solution as the processing solution.

The wafer processing method is suitable for a
15 method of etching a porous silicon layer of a wafer having the porous silicon layer using a porous silicon etching solution as the processing solution.

The wafer processing method is suitable for a method of etching a porous silicon layer of a wafer
20 having the porous silicon layer using, as the processing solution, any one of

(a) hydrofluoric acid,

(b) solution mixture prepared by adding at least one of alcohol and hydrogen peroxide to hydrofluoric
25 acid,

(c) buffered hydrofluoric acid,

(d) solution mixture prepared by adding at least one of alcohol and hydrogen peroxide to buffered hydrofluoric acid, and

5 (e) solution mixture of hydrofluoric acid, nitric acid, and acetic acid.

A semiconductor substrate fabrication method according to the present invention is characterized by comprising the step of forming a non porous layer on a porous layer formed on a surface of a first substrate, 10 the step of bonding a first substrate side of a prospective structure and a second substrate prepared separately to sandwich the non porous layer between the first substrate side and the second substrate, the 15 removal step of removing the first substrate from the bonded structure to expose the porous layer on a second substrate side thereof, and the etching step of etching the porous layer while the second substrate side on which the porous layer is exposed is completely dipped 20 into an etching solution, and ultrasonic waves are supplied, thereby exposing surface of the second substrate side, the etching step rotating the second substrate side.

A semiconductor substrate fabrication method 25 according to the present invention is characterized by

comprising the step of forming a non porous layer on a porous layer formed on a surface of a first substrate, the step of bonding a first substrate side of a prospective structure and a second substrate prepared separately to sandwich the non porous layer between the first substrate side and the second substrate, the removal step of removing the first substrate from the bonded structure to expose the porous layer on a second substrate side thereof, and the etching step of etching the porous layer while the second substrate side on which the porous layer is exposed is completely dipped into an etching solution, and ultrasonic waves are supplied, thereby exposing surface of the second substrate side, the etching step rotating and vertically moving the second substrate side.

A semiconductor substrate fabrication method according to the present invention is characterized by comprising the step of forming a non porous layer on a porous layer formed on a surface of a first substrate, the step of bonding a first substrate side of a prospective structure and a second substrate prepared separately to sandwich the non porous layer between the first substrate side and the second substrate, the removal step of removing the first substrate from the bonded structure to expose the porous layer on a second

substrate side thereof, and the etching step of etching the porous layer while the second substrate side on which the porous layer is exposed is completely dipped into an etching solution, and ultrasonic waves are
5 supplied, thereby exposing surface of the second substrate side, the etching step changing a position of an ultrasonic bath.

The etching solution used in the etching step is preferably any one of

- 10 (a) hydrofluoric acid,
- (b) solution mixture prepared by adding at least one of alcohol and hydrogen peroxide to hydrofluoric acid,
- (c) buffered hydrofluoric acid,
- 15 (d) solution mixture prepared by adding at least one of alcohol and hydrogen peroxide to buffered hydrofluoric acid, and
- (e) solution mixture of hydrofluoric acid, nitric acid, and acetic acid.

20 The removal step preferably comprises exposing the porous layer by grinding, polishing, or etching the first substrate from a back surface.

The removal step preferably comprises separating the first substrate side and the second substrate side
25 at a boundary of the porous layer.

The non porous layer is preferably a single-crystal silicon layer.

The non porous layer is preferably made up of a single-crystal silicon layer and a silicon oxide layer
5 formed on the single-crystal silicon layer.

The non porous layer is preferably a compound semiconductor layer.

The second substrate is preferably a silicon substrate.

10 The second substrate is preferably a silicon substrate having a silicon oxide film formed on a surface to be bonded to the first substrate side.

The second substrate is preferably a light-transmitting substrate.

15 Further objects, features and advantages of the present invention will become apparent from the following detailed description of embodiments of the present invention with reference to the accompanying drawings.

20

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a perspective view showing the schematic construction of a wafer processing apparatus according to the first embodiment of the present invention;

25 Fig. 2 is a sectional view of the wafer processing

apparatus shown in Fig. 1;

Fig. 3 is a perspective view showing an example of the construction of a wafer rotating member;

5 Figs. 4A and 4B are views, respectively, showing the movement of a wafer when the wafer rotating member is rotated in a lifting direction;

Figs. 5A and 5B are views, respectively, showing the movement of a wafer having an orientation flat;

10 Figs. 6A and 6B are sectional views, respectively, showing another example of the construction of a wafer rotating rod;

Figs. 7A and 7B are sectional views, respectively, showing still another example of the construction of the wafer rotating rod;

15 Figs. 8A to 8C are views each showing an example of the shape of the section of the wafer rotating rod;

Fig. 9 is a view showing a mechanism for transmitting a driving torque generated by a motor to the rotating shaft of the wafer rotating member; and

20 Figs. 10A to 10F are views, respectively, showing the method of fabricating a semiconductor wafer.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments of the present invention will
25 be described in detail below with reference to the

accompanying drawings.

[First Embodiment]

Fig. 1 is a perspective view showing the schematic construction of a wafer processing apparatus according to the first embodiment of the present invention. Fig. 2 is a sectional view of the wafer processing apparatus shown in Fig. 1.

In a wafer processing apparatus 100 according to this embodiment, portions which may come into contact with a processing solution are preferably made from quartz or plastic in accordance with the intended use. Preferable examples of the plastic are a fluorine resin, vinyl chloride, polyethylene, polypropylene, polybutyleneterephthalate (PBT), and polyetheretherketone (PEEK). Preferable examples of the fluorine resin are PVDF, PFA, and PTFE.

This wafer processing apparatus 100 has a wafer processing bath 10, an overflow bath 20, an ultrasonic bath 30, and a wafer rotating mechanism (52 to 59) for rotating wafers 40.

To process wafers, the wafer processing bath 10 is filled with a processing solution (e.g., an etching solution or a cleaning solution). The overflow bath 20 for temporarily storing any processing solution overflowing from the wafer processing bath 10 is

provided around the upper portion of the wafer
processing bath 10. The processing solution temporarily
stored in the overflow bath 20 is discharged from the
bottom portion of the overflow bath 20 to a circulator
5 21 through a discharge pipe 21a. The circulator 21
removes particles by filtering the discharged processing
solution and supplies the processing solution to the
bottom portion of the wafer processing bath 10 through a
supply pipe 21b. Consequently, particles in the wafer
10 processing bath 10 are efficiently removed.

The wafer processing bath 10 must have a depth by
which the wafers 40 are completely dipped. This prevents
particles from attaching to the wafers 40 at the
interface between the processing solution and ambient
15 atmosphere, and makes processing for the wafers 40
uniform.

When wafers are processed by completely dipping
them into the processing solution, and particles attach
to the wafers in the processing solution, the particles
20 easily return into the processing solution. However, if
only parts of wafers are dipped into the processing
solution, particles attaching to the wafers at the
interface between the processing solution and ambient
atmosphere are hardly removed from the wafers, and
25 exposed to ambient atmosphere while attaching to the

wafers. Particles thus attaching to wafers are scarcely removed from the wafers even by dipping the attached portions of the wafers into the processing solution again. Particularly, when the wafer surface is

5 hydrophobic (e.g., a silicon wafer not having any silicon oxide film), particles completely attach to the wafer surface and become more difficult to remove because the wafer surface is exposed to a dry atmosphere.

The ultrasonic bath 30 is arranged below the wafer

10 processing bath 10. An ultrasonic source 31 is supported by an adjusting mechanism 32 inside the ultrasonic bath 30. This adjusting mechanism 32 includes a mechanism for adjusting the vertical position of the ultrasonic source 31 and a mechanism for adjusting the horizontal position

15 of the ultrasonic source 31, as mechanisms for adjusting the relative positional relationship between the ultrasonic source 31 and the wafer processing bath 10 (wafers 40). By this mechanism, ultrasonic waves to be supplied to the wafer processing bath 10, more

20 specifically, to the wafers 40 can be optimized. The ultrasonic source 31 preferably has a function of adjusting the frequency or strength of ultrasonic waves to be generated. This further optimizes the supply of ultrasonic waves.

25 Since the apparatus thus has the mechanism for

optimizing the supply of ultrasonic waves to the wafers 40, various types of wafers can be processed. Swinging the ultrasonic source 31 by the adjusting mechanism 32 while the wafers 40 are processed can make processing
5 for the wafers 40 uniform. Changing the frequency of ultrasonic waves while the wafers 40 are processed can also make processing for the wafers 40 uniform.

The ultrasonic bath 30 is filled with an ultrasonic transmitting medium (e.g., water), and this ultrasonic
10 transmitting medium transmits ultrasonic waves to the wafer processing bath 10.

The wafers 40 are held to be nearly perpendicular to the bottom surface of the wafer processing bath 10 by a wafer holder 41. The wafer holder 41 is detachable
15 from the wafer processing bath 10. The wafer holder 41 is suitably a carrier cassette generally used. The wafer holder 41 is set at a predetermined position by positioning members 42 fixed to the bottom surface of the wafer processing bath 10.

20 A wafer rotating member 50 for rotating the wafers 40 while vertically moving them is arranged below the wafers 40. Fig. 3 is a perspective view showing an example of the construction of the wafer rotating member 50.

25 In the wafer rotating member 50, two wafer rotating

rods 53 arranged substantially parallel to each other
are coupled through connecting rods 54, and a rotating
shaft 52 is coupled to almost the center of one
connecting rod 54. The wafer rotating member 50 is
5 pivotally supported at the rotating shaft 52 by a shaft
support portion 11. Note that another rotating shaft may
be arranged on the side opposite to the rotating shaft
52.

The diameter of the wafer rotating rod 53 is set
10 much smaller than the diameter of a cylinder virtually
formed upon rotation of the wafer rotating rods 53. With
this setting, the transmission efficiency of a rotating
torque and ultrasonic waves to the wafers 40 can be
increased.

15 Standing waves, i.e., high- and low-strength
portions of ultrasonic waves are usually formed between
the bottom surface of the wafer processing bath 10 and
the liquid surface. In this wafer processing apparatus
100, however, processing for the wafers 40 can be made
20 uniform because the wafers 40 are rotated while being
vertically moved by rotation of the wafer rotating
member 50.

Since the wafer rotating member 50 has the minimum
member which interrupts the transmission of ultrasonic
25 waves between the bottom surface of the wafer processing

bath 10 and the wafers 40, the transmission efficiency of ultrasonic waves to the wafers 40 can be greatly increased. The wafer rotating member 50 also has a function of agitating the processing solution. This
5 agitation also makes processing for the wafers 40 uniform.

The wafer rotating rod 53 preferably has a shape that allows an increase in frictional force when it comes into contact with the wafers 40, in order to
10 prevent the wafers 40 and the wafer rotating rod 53 from slipping upon applying ultrasonic waves.

Figs. 6A and 6B are sectional views, respectively, showing another example of the construction of the wafer rotating rod 53. The wafer rotating rod 53 has many
15 V-shaped grooves 53a in a saw form which engage with the wafers 40. By forming the surface of the wafer rotating rod 53 into such a shape as to pinch the wafers 40, a slip between the wafers 40 and the wafer rotating rod 53 can be suppressed upon applying ultrasonic waves.

20 Figs. 7A and 7B are sectional views, respectively, showing still another example of the construction of the wafer rotating rod 53. The section of this wafer rotating rod 53 has a sine-wave shape. The wafer rotating rod 53 can come into substantially surface
25 contact with the peripheral portions of the wafers 40,

and can pinch the wafers 40. Therefore, a slip between the wafers 40 and the wafer rotating rod 53 is more effectively suppressed upon applying ultrasonic waves.

Further, since this wafer rotating rod 53 does not have any acute-angled portion, unlike the wafer rotating rod 53 shown in Figs. 6A and 6B, particles produced upon contact with the wafers 40 can be reduced. This effect can also be achieved by forming grooves 53c with a full-wave rectifying shape.

Figs. 8A, 8B, and 8C are views each showing an example of the shape of the section of the wafer rotating rod 53. The section of the wafer rotating rod 53 can have various shapes. For example, its section may have a circular shape as shown in Fig. 8A, an elliptic shape as shown in Fig. 8B, or a shape as shown in Fig. 8C.

The rotating shaft 52 of the wafer rotating member 50 is preferably shifted from a position immediately below the barycenter of the wafers 40 toward the side wall of the wafer holder 41 (x-axis direction).

Although the rotational direction of the wafer rotating rods 53 is not particularly limited, it is preferably a direction to lift the wafers 40 by the wafer rotating rod 53 closer to a position immediately below the barycenter of the wafers 40 (to be referred to

as the lifting direction hereinafter), as shown in
Fig. 2. This is because, if the wafer rotating rods 53
are rotated in the lifting direction, a force acts on
the wafers 40 substantially vertically, and hence
5 friction between the wafers 40 and the side wall of the
wafer holder 41 becomes small.

Figs. 4A and 4B are views, respectively, showing
the movement of the wafer 40 upon rotating the wafer
rotating member 50 in the lifting direction. A direction
10 A shows the lifting direction, and a direction B shows
the rotational direction of the wafer 40. The wafer 40
rotates in the direction B from the state in Fig. 4A
while being substantially vertically lifted by the wafer
rotating rod 53 on a side immediately below the
15 barycenter of the wafer 40. The wafer 40 passes through
the state shown in Fig. 4B, and returns to the state
shown in Fig. 4A after the wafer rotating rods 53 rotate
through 180°. Accordingly, the wafer 40 rotates while
swinging vertically.

20 Since the wafer rotating member 50 rotates so as to
virtually form a cylinder by the two wafer rotating rods
53, it can properly transmit a rotating force to even a
wafer having an orientation flat. Figs. 5A and 5B are
views, respectively, showing the movement of a wafer 40
25 having an orientation flat.

Not to interrupt the transmission of ultrasonic waves while the wafer 40 is efficiently rotated and vertically moved, the number of wafer rotating rods 53 is preferably two, as described above. However, the number of wafer rotating rods 53 may be one. Also in this case, the wafer 40 can be rotated and vertically moved. As far as the interruption of the transmission of ultrasonic waves can be allowed, the number of wafer rotating rods 53 may be three or more (for example, they are cylindrically laid out).

Fig. 9 is a view showing a mechanism for transmitting a driving torque generated by a motor 59 to the rotating shaft 52 of the wafer rotating member 50. The driving torque generated by the motor 59 is transmitted to a crank 55 via a crank 58 and connecting rods 57. One end of the crank 55 is coupled to the rotating shaft 52 so as to fit thereon, whereas the other end is pivotally supported by a bearing 58. The rotating shaft 52 is pivotally supported by a bearing portion 11a formed in the shaft support portion 11, and rotates upon reception of the driving torque transmitted through the crank 55.

The wafer rotating mechanism is not limited to the above construction, and suffices only to rotate the rotating shaft 52. For example, a bevel gear, a belt, or

the like can replace the crank mechanism in order to transmit a driving torque generated by the motor 59 to the rotating shaft 52.

In this embodiment, the shaft support portion 11
5 defines the wafer 40 side and the crank 55 side in order to prevent particles produced by friction between the crank 55 and the connecting rod 57 and friction between the crank 55 and the bearing 58 from flowing to the wafer 40 side.

10 To more completely prevent particles from flowing to the wafer 40 side, the shaft support portion 11 is preferably extended to (or higher than) the upper end of the wafer processing bath 10 to divide the interior of the wafer processing bath 10 into two parts.

15 However, particles produced on the crank 55 side may flow to the wafer 40 side through the bearing portion 11a, or particles may be produced at the bearing portion 11a.

For this reason, the wafer processing apparatus 100
20 circulates the processing solution upward from the bottom portion of the wafer processing bath 10 by arranging supply ports 21c for supplying the processing solution to the wafer processing bath 10, near the bottom portion of the wafer processing bath 10. Further,
25 by arranging many supply ports 21c on the wafer 40 side,

the wafer processing apparatus 100 adjusts the flowing direction of the processing solution so as to prevent the processing solution on the crank 55 side from flowing to the wafer 40 side. Accordingly, contamination
5 of the wafers 40 by particles produced on the crank 55 side can be reduced.

The wafer processing apparatus 100 can also employ another means for preventing contamination of the wafers 40 by particles. For example, it is suitable to adjust
10 the diameter of each supply port 21c.

[Second Embodiment]

The second embodiment will exemplify a wafer processing method adopting the wafer processing apparatus according to the first embodiment, and a
15 semiconductor substrate fabrication method including this wafer processing method as part of the process.

Figs. 10A to 10F are views, respectively, showing the method of fabricating a semiconductor wafer. Roughly speaking, in this fabrication method, the first
20 substrate is prepared by forming a porous silicon layer on a single-crystal silicon substrate, forming a non porous layer on the porous silicon layer, and preferably forming an insulating film on the non porous layer. The first structure and a second substrate prepared
25 separately are so bonded as to sandwich the insulating

film between them. After that, the single-crystal silicon substrate is removed from the back surface of the first substrate, and the porous silicon layer is etched to fabricate a semiconductor substrate.

5 The method of fabricating a semiconductor substrate will be described in detail below with reference to Figs. 10A to 10F.

 A single-crystal Si substrate 501 for forming the first substrate is prepared, and a porous Si layer 502
10 is formed on the major surface of the single-crystal Si substrate 501 (Fig. 10A). At least one non porous layer 503 is formed on the porous Si layer 502 (Fig. 10B). Preferable examples of the non porous layer 503 are a
15 single-crystal Si layer, a poly-Si layer, an amorphous Si layer, a metal film layer, a compound semiconductor layer, and a superconductor layer. An element such as MOSFET may be formed on the non porous layer 503.

 An SiO₂ layer 504 is preferably formed as another
 , non porous layer on the non porous layer 503, and used
20 as the first substrate (Fig. 10C). The SiO₂ layer 504 is useful because, when the first substrate and a second substrate 505 are bonded in the subsequent step, the interface energy at the bonded interface can be removed from an active layer.

25 The first substrate and the second substrate 505

are tightly bonded at room temperature so as to sandwich the SiO₂ layer 504 between them (Fig. 10D). This bonding may be strengthened by performing anodic bonding, pressurization, or heat treatment, as needed, or a combination of them.

When a single-crystal Si layer is formed as the non porous layer 503, the first substrate is preferably bonded to the second substrate 505 after the SiO₂ layer 504 is formed on the surface of the single-crystal Si layer by thermal oxidization or the like.

Preferable examples of the second substrate 505 are an Si substrate, a substrate having an SiO₂ layer formed on an Si substrate, a light-transmitting substrate such as a quartz substrate or the like, and a sapphire substrate. The second substrate 505 suffices to have a flat surface to be bonded, and may be another type of substrate.

Fig. 10D shows the bonded state of the first and second substrates via the SiO₂ layer 504. The SiO₂ layer 504 need not be formed when the non porous layer 503 or the second substrate is not Si.

In bonding, a thin insulating plate may be inserted between the first and second substrates.

The first substrate is removed from the second substrate at the boundary of the porous Si layer 502

(Fig. 10E). The removal method includes the first method (of discarding the first substrate) using grinding, polishing, etching, or the like, and the second method of separating the first and second substrates at the boundary of the porous layer 502. In the second method, the first substrate can be recycled by removing porous Si left on the separated first substrate, and planarizing the surface of the first substrate, as needed.

10 The porous Si layer 502 is selectively etched and removed (Fig. 10F). The wafer processing apparatus 100 is suitable for this etching. Since this wafer processing apparatus supplies ultrasonic waves while completely dipping a wafer (in this case, the wafer shown in Fig. 10E) into an etching solution and moving (e.g., rotating or vertically moving) it, the wafer is hardly contaminated by particles, and the etching is made uniform. According to this wafer processing apparatus, the etching time is shortened, and the etching selectivity between the non porous layer 503 and the porous layer 504 increases. The etching time is shortened because etching is promoted by ultrasonic waves, and the etching selectivity increases because the promotion of etching by ultrasonic waves is more remarkable on the porous layer 504 than on the non

porous layer 503.

When the non porous layer 503 is single-crystal Si, the following etching solutions are suited in addition to a general etching solution for Si.

5 (a) hydrofluoric acid

(b) solution mixture prepared by adding at least one of alcohol and hydrogen peroxide to hydrofluoric acid

(c) buffered hydrofluoric acid

10 (d) solution mixture prepared by adding at least one of alcohol and hydrogen peroxide to buffered hydrofluoric acid

(e) solution mixture of hydrofluoric acid, nitric acid, and acetic acid

15 Using these etching solutions, the porous layer 502 can be selectively etched to leave the underlying non porous layer 503 (single-crystal Si). The porous layer 502 is readily selectively etched by these etching solutions because porous Si has an enormous surface area
20 and hence etching of the porous Si progresses at a very high speed in comparison with the non porous Si layer.

Fig. 10E schematically shows a semiconductor substrate obtained by the above fabrication method. According to this fabrication method, the flat non
25 porous layer 503 (e.g., single-crystal Si layer) is

uniformly formed on the entire surface of the second substrate 505.

For example, if an insulating substrate is employed as the second substrate 505, the semiconductor substrate
5 obtained by the above fabrication method is effectively used to form insulated electronic elements.

Examples of the wafer processing performed by the wafer processing apparatus 100 and the semiconductor wafer fabrication method including the wafer processing
10 as part of the process will be described below.

[Example 1]

This example is directed to cleaning processing.

Wafers were set in the wafer processing bath 10 filled with ultrapure water, and ultrasonic waves of
15 about 1 MHz were applied to clean the wafers while the wafers were rotated. By this cleaning, 90% or more of particles on the wafer surfaces were removed. Also, this removal of particles was done uniformly on the wafer surface.

20 [Example 2]

This example concerns cleaning processing using a solution mixture of ammonia, hydrogen peroxide, and ultrapure water. Cleaning using this solution mixture is suited to particle removal from the surface of a silicon
25 wafer.

Silicon wafers were set in the wafer processing bath 10 filled with a solution mixture of ammonia, hydrogen peroxide, and ultrapure water at about 80°C. While the wafers were rotated, ultrasonic waves of about 1 MHz were applied to clean the wafers. By this cleaning, 95% or more of particles were removed from the wafer surfaces. Also, this removal of particles was done uniformly on the wafer surface.

[Example 3]

10 This example pertains to etching of a silicon layer.

Silicon wafers were set in the wafer processing bath 10 filled with a solution mixture prepared by mixing hydrofluoric acid, nitric acid, and acetic acid at a ratio of 1 : 200 : 200. While the wafers were rotated, ultrasonic waves of about 0.5 MHz were applied to etch the wafer surfaces for 30 sec. Consequently, the silicon wafers were uniformly etched by about 1.0 μm . The uniformity of the etching rate was $\pm 5\%$ or less on the wafer surface and between the wafers.

20 [Example 4]

This example relates to etching of an SiO_2 layer. Hydrofluoric acid is suitable for the etching of an SiO_2 layer.

Wafers on which an SiO_2 layer was formed were set in the wafer processing bath 10 filled with 1.2%

hydrofluoric acid. While the wafers were rotated,
ultrasonic waves of about 0.5 MHz were applied to etch
the SiO₂ layer for 30 sec. Consequently, the SiO₂ layer
was uniformly etched by about 4 nm. The uniformity of
5 the etching rate was $\pm 3\%$ or less on the wafer surface
and between the wafers.

[Example 5]

This example is about to etching of an Si₃N₄ layer.
Hot concentrated phosphoric acid is suitable for the
10 etching of an Si₃N₄ layer.

Wafers on which an Si₃N₄ layer was formed were set
in the wafer processing bath 10 filled with hot
concentrated phosphoric acid. While the wafers were
rotated, ultrasonic waves of about 0.5 MHz were applied
15 to etch the Si₃N₄ layer. Consequently, the Si₃N₄ layer
was uniformly etched by about 100 nm. The uniformity of
the etching rate was $\pm 3\%$ or less on the wafer surface
and between the wafers.

[Example 6]

20 This example exemplifies to etching of a porous
silicon layer. A solution mixture of hydrofluoric acid,
hydrogen peroxide, and ultrapure water is suitable for
the etching of a porous silicon layer.

Wafers having a porous silicon layer were set in
25 the wafer processing bath 10 filled with a solution

mixture of hydrofluoric acid, hydrogen peroxide, and ultrapure water. While the wafers were rotated, ultrasonic waves of about 0.25 MHz were applied to etch the porous silicon layer. Consequently, the porous silicon layer was uniformly etched by 5 μm . The uniformity of the etching rate was $\pm 3\%$ or less on the wafer surface and between the wafers.

Note that the mechanism of etching of porous silicon is disclosed in K. Sakaguchi et al., Jpn. J. Appl. Phys. Vol. 34, part 1, No. 2B, 842-847 (1995). According to this reference, porous silicon is etched when an etching solution penetrates into the pores of porous silicon by a capillary action and etches the walls of the pores. As the walls of the pores become thinner, these walls cannot support themselves beyond some point. Finally, the porous layer entirely collapses to complete the etching.

[Example 7]

This example concerns an SOI wafer fabrication method. Figs. 10A to 10F are sectional views showing the steps of the SOI wafer fabrication method according to this example.

First, a single-crystal Si substrate 501 for forming a first substrate was anodized in an HF solution to form a porous Si layer 502 (Fig. 10A). The

anodization conditions were as follows.

Current density : 7 (mA/cm²)

Anodizing solution : HF : H₂O : C₂H₅OH = 1 : 1 : 1

Time : 11 (min)

5 Porous Si thickness : 12 (μm)

Subsequently, the resultant substrate was allowed to oxidize in an oxygen atmosphere at 400°C for 1 h. By this oxidation, the inner walls of pores of the porous Si layer 502 were covered with a thermal oxide film.

10 A 0.30-μm thick single-crystal Si layer 503 was epitaxially grown on the porous Si layer 502 by a CVD (Chemical Vapor Deposition) process (Fig. 10B). The epitaxial growth conditions were as follows.

Source gas : SiH₂Cl₂/H₂

15 Gas flow rates : 0.5/180 (l/min)

Gas pressure : 80 (Torr)

Temperature : 950 (°C)

Growth rate : 0.3 (μm/min)

20 Next, a 200-nm thick SiO₂ layer 504 was formed on the single-crystal Si layer (epitaxial layer) 503 by thermal oxidation (Fig. 10C).

The first substrate thus formed as shown in Fig. 10C and an Si substrate 505 as a second substrate were so bonded as to sandwich the SiO₂ layer 504
25 (Fig. 10D).

The single-crystal Si substrate 501 was removed from the first substrate to expose the porous Si layer 502 (Fig. 10E).

The wafers shown in Fig. 10E were set in the wafer processing bath 10 filled with a solution mixture of hydrofluoric acid, hydrogen peroxide, and ultrapure water. While the wafers were rotated, ultrasonic waves of about 0.25 MHz were applied to etch the porous Si layer 502 (Fig. 10F). The uniformity of the etching rate of the porous Si layer 502 was $\pm 5\%$ or less on the wafer surface and between the wafers. By applying ultrasonic waves while wafers are rotated as described above, it is possible to uniformly promote the collapse (etching) of porous Si on the wafer surface and between the wafers.

In the etching of the porous Si layer 502, the single-crystal Si layer (epitaxial layer) 503 functions as an etching stop layer. Therefore, the porous Si layer 502 is selectively etched on the entire surface of the wafer.

That is, the rate at which the single-crystal Si layer 503 is etched by the etching solution described above is very low, so the etching selectivity of the porous Si layer 502 to the single-crystal Si layer 503 is 10^5 or more. Accordingly, the etching amount of the single-crystal Si layer 503 is about a few tens of Å and

practically negligible.

Fig. 10F shows the SOI wafer obtained by the above steps. This SOI wafer has the 0.2- μm thick single-crystal Si layer 503 on the SiO_2 layer 504. The film thickness of this single-crystal Si layer 503 was measured at one hundred points over the entire surface and found to be $201 \text{ nm} \pm 4 \text{ nm}$.

In this example, a heat treatment was further performed in a hydrogen atmosphere at 1100°C for about 1 h. When the surface roughness of the resultant SOI wafers was evaluated with an atomic force microscope (AFM), the root-mean-square of the surface roughness in a square region of 5 μm side was about 0.2 nm. This quality is equivalent to that of common Si wafers on the market.

Also, after the above heat treatment the cross-sections of the SOI wafers were observed with a transmission electron microscope. As a consequence, no new crystal defects were produced in the single-crystal Si layer 503, indicating that high crystallinity was maintained.

It is possible to form an SiO_2 film on the single-crystal Si film (epitaxial layer) 503 of the first substance as described above, on the surface of the second substrate 505, or on both. In any of these

cases, results similar to these described above were obtained.

Furthermore, even when a light-transmitting wafer such as a quartz wafer was used as the second substrate, a high-quality SOI wafer could be formed by the above fabrication steps. However, the heat treatment in the hydrogen atmosphere was performed at a temperature of 1,000°C or less in order to prevent slip in the single-crystal Si layer 503 caused by the difference between the thermal expansion coefficients of the quartz (second substrate) and the single-crystal Si layer 503.

[Example 8]

This example is directed to another SOI wafer fabrication method. Fabrication steps which can be expressed by drawings are the same as those shown in Figs. 10A to 10F, so the method will be described below with reference to Figs. 10A to 10F.

First, a single-crystal Si substrate 501 for forming a first substrate was anodized in an HF solution to form a porous Si layer 502 (Fig. 10A). The anodization conditions were as follows.

First stage:

Current density : 7 (mA/cm²)

Anodizing solution : HF : H₂O : C₂H₅OH = 1 : 1 : 1

Time : 5 (min)

Porous Si thickness : 5.5 (μm)

Second stage:

Current density : 21 (mA/cm^2)

Anodizing solution : HF : H_2O : $\text{C}_2\text{H}_5\text{OH}$ = 1 : 1 : 1

5 Time : 20 (sec)

Porous Si thickness : 0.5 (μm)

Subsequently, the resultant substrate was allowed to oxidize in an oxygen atmosphere at 400°C for 1 h. By this oxidation, the inner walls of pores of the porous
10 Si layer 502 were covered with a thermal oxide film.

A $0.15\text{-}\mu\text{m}$ thick single-crystal Si layer 503 was epitaxially grown on the porous Si layer 502 by a CVD (Chemical Vapor Deposition) process (Fig. 10B). The epitaxial growth conditions were as follows.

15 Source gas : $\text{SiH}_2\text{Cl}_2/\text{H}_2$

Gas flow rates : 0.5/180 (l/min)

Gas pressure : 80 (Torr)

Temperature : 950°C

Growth rate : $0.3 (\mu\text{m}/\text{min})$

20 Next, a 100-nm thick SiO_2 layer 504 was formed on the single-crystal Si layer (epitaxial layer) 503 by oxidation (Fig. 10C).

The first substrate thus formed as shown in Fig. 10C and a second Si substrate 505 were so bonded as
25 to sandwich the SiO_2 layer 504 (Fig. 10D).

The bonded wafers was separated into two wafers from the porous Si layer formed at a current density of 21 mA/cm² (second stage), thereby exposing the porous Si layer 503 to the surface of the second substrate 505 (Fig. 10E). Examples of the method of separating the bonded wafers are 1) mechanically pulling the two substrates, 2) twisting the substrates, 3) pressurizing the substrates, 4) driving a wedge between the substrates, 5) peeling the substrates by oxidizing from their end faces, 6) using thermal stress, and 7) applying ultrasonic waves, and it is possible to selectively use any of these methods.

The wafers shown in Fig. 10E were set in the wafer processing bath 10 filled with a solution mixture of hydrofluoric acid, hydrogen peroxide, and ultrapure water. While the wafers were rotated, ultrasonic waves of about 0.25 MHz were applied to etch the porous Si layer 502 (Fig. 10F). The uniformity of the etching rate of the porous Si layer 502 was $\pm 5\%$ or less on the wafer surface and between the wafers. By applying ultrasonic waves while wafers are rotated as described above, it is possible to uniformly promote the collapse (etching) of porous Si on the wafer surface and between the wafers.

In the etching of the porous Si layer 502, the single-crystal Si layer (epitaxial layer) 503 functions

as an etching stop layer. Therefore, the porous Si layer 502 is selectively etched on the entire surface of the wafer.

That is, the rate at which the single-crystal Si layer 503 is etched by the etching solution described above is very low, so the etching selectivity of the porous Si layer 502 to the single-crystal Si layer 503 is 10^5 or more. Accordingly, the etching amount of the single-crystal Si layer 503 is about a few tens of Å and practically negligible.

Fig. 10F shows the SOI wafer obtained by the above steps. This SOI wafer has the 0.1-μm thick single-crystal Si layer 503 on the SiO₂ layer 504. The film thickness of this single-crystal Si layer 503 was measured at one hundred points over the entire surface and found to be 101 nm ± 3 nm.

In this example, a heat treatment was further performed in a hydrogen atmosphere at 1,100°C for about 1 h. When the surface roughness of the resultant SOI wafers was evaluated with an atomic force microscope (AFM), the root-mean-square of the surface roughness in a square region of 5 μm side was about 0.2 nm. This quality is equivalent to that of common Si wafers on the market.

Also, after the above heat treatment the cross-

sections of the SOI wafers were observed with a transmission electron microscope. As a consequence, no new crystal defects were produced in the single-crystal Si layer 503, indicating that high crystallinity was maintained.

It is possible to form an SiO_2 film on the single-crystal Si film (epitaxial layer) 503 of the first substrate as described above, on the surface of the second substrate 505, or on both. In any of these cases, results similar to these described above were obtained.

Furthermore, even when a light-transmitting wafer such as a quartz wafer was used as the second substrate, a high-quality SOI wafer could be formed by the above fabrication steps. However, the heat treatment in the hydrogen atmosphere was performed at a temperature of $1,000^\circ\text{C}$ or less in order to prevent slip in the single-crystal Si layer 503 caused by the difference between the thermal expansion coefficients of the quartz (second substrate) and the single-crystal Si layer 503.

In this example, the first substrate (to be referred to as the separated substrate hereinafter) obtained by separating the bonded wafers into two wafers can be reused. That is, the separated substrate can be reused as the first or second substrate by selectively

etching the porous Si film remaining on the surface of
the substrate by the same etching method as for the
porous Si film described above and processing the
resultant material (e.g., annealing in a hydrogen
5 processing or a surface treatment such as surface
polishing).

In examples 7 and 8 described above, epitaxial
growth is used to form a single-crystal Si layer on a
porous Si layer. However, it is also possible to use
10 other various methods such as CVD, MBE, sputtering, and
liquid phase growth in the formation of a single-crystal
Si layer.

Also, a semiconductor layer of a single-crystal
compound such as GaAs or InP can be formed on a porous
15 Si layer by epitaxial growth. If this is the case,
wafers suited to high-frequency devices such as "GaAs on
Si" and "GaAs on Glass (Quartz)" and QEIC can be made.

Furthermore, although a solution mixture of 49%
hydrofluoric acid and 30% hydrogen peroxide is suitable
20 for an etching solution for selectively etching a porous
Si layer, the following etching solutions are also
suited. This is so because porous Si has an enormous
surface area and hence can be readily selectively etched.

- (a) hydrofluoric acid
- 25 (b) solution mixture prepared by adding at least

one of alcohol and hydrogen peroxide to hydrofluoric acid

(c) buffered hydrofluoric acid

(d) solution mixture prepared by adding at least
5 one of alcohol and hydrogen peroxide to buffered hydrofluoric acid

(e) solution mixture of hydrofluoric acid, nitric acid, and acetic acid

Note that the other fabrication steps are not
10 limited to the conditions in the above examples, and so other various conditions can be used.

The present invention can reduce contamination of wafers by particles and make wafer processing uniform.

The present invention is not limited to the above
15 embodiments and various changes and modifications can be made within the spirit and scope of the present invention. Therefore, to apprise the public of the scope of the present invention the following claims are made.

WHAT IS CLAIMED IS

1. A wafer processing apparatus for processing a wafer by dipping the wafer into a processing solution, comprising:

5 a processing bath having a depth that allows to completely dip the wafer into the processing solution; wafer rotating means for rotating one or a plurality of wafers held by a wafer holder by using a wafer rotating member which rotates about a shaft
10 shifted from a portion immediately below a barycenter of the one or plurality of wafers; and ultrasonic generating means for generating ultrasonic waves in said processing bath.

2. The apparatus according to claim 1, wherein only
15 said wafer rotating member is arranged as a member for transmitting a rotating force to the wafer below the one or plurality of wafers held by said wafer holder.

3. The apparatus according to claim 1, wherein said wafer rotating member comprises at least one rod member
20 substantially parallel to said shaft, and said rod member rotates about said shaft.

4. The apparatus according to claim 3, wherein said rod member has a diameter much smaller than a diameter of a cylinder virtually formed upon rotation of said rod
25 member about said shaft.

5. The apparatus according to claim 3, wherein said rod member has a groove which engages with a peripheral portion of the wafer.

6. The apparatus according to claim 5, wherein the
5 groove has a V shape.

7. The apparatus according to claim 3, wherein a section of said rod member taken along said shaft has a substantially sine-wave shape.

8. The apparatus according to claim 3, wherein a
10 section of said rod member taken along said shaft has a substantially full-wave rectifying shape.

9. The apparatus according to claim 1, wherein said wafer rotating means further comprises driving force generating means arranged outside said processing bath,
15 and driving force transmission means for transmitting a driving force generated by said driving force generating means to said wafer rotating member and rotating said wafer rotating member.

10. The apparatus according to claim 9, further
20 comprising a dividing member for dividing an interior of said processing bath into a processing wafer side and a side of said driving force transmission means.

11. The apparatus according to claim 9, wherein said driving force transmission means transmits the driving
25 force generated by said driving force generating means

through a crank mechanism.

12. The apparatus according to claim 1, wherein said processing bath comprises a circulating mechanism having an overflow bath.

5 13. The apparatus according to claim 12, wherein said circulating mechanism comprises contamination reducing means for reducing contamination of the wafer by particles.

14. The apparatus according to claim 13, wherein said
10 contamination reducing means comprises a filter.

15. The apparatus according to claim 13, wherein said contamination reducing means comprises means for adjusting flow of the processing solution in said processing bath.

15 16. The apparatus according to claim 1, wherein said ultrasonic generating means comprises an ultrasonic bath and an ultrasonic source, and said processing bath receives ultrasonic waves through an ultrasonic transmitting medium set in said ultrasonic bath.

20 17. The apparatus according to claim 1, further comprising driving means for changing a relative positional relationship between said ultrasonic source and a wafer to be processed.

18. The apparatus according to claim 17, wherein said
25 driving means moves said ultrasonic source within said

ultrasonic bath.

19. The apparatus according to claim 1, wherein at least portions of constituent members of said processing bath and said wafer rotating means which may come into
5 contact with the processing solution are made of one material selected from the group consisting of quartz and plastic.

20. The apparatus according to claim 1, wherein at least portions of constituent members of said processing
10 bath and said wafer rotating means which may come into contact with the processing solution are made of one material selected from the group consisting of a fluorine resin, vinyl chloride, polyethylene, polypropylene, polybutyleneterephthalate (PBT), and
15 polyetheretherketone (PEEK).

21. A wafer processing method of processing a wafer while ultrasonic waves are supplied, comprising:

processing the wafer while entirely dipping the wafer into a processing solution and rotating the wafer.

20 22. A wafer processing method of processing a wafer while ultrasonic waves are supplied, comprising:

processing the wafer while entirely dipping the wafer into a processing solution, and rotating and vertically moving the wafer.

25 23. A wafer processing method of processing a wafer

while ultrasonic waves are supplied, comprising:

processing the wafer while entirely dipping the wafer into a processing solution and changing a position of an ultrasonic source.

5 24. The method according to claim 21, wherein the wafer is cleaned using a wafer cleaning solution as the processing solution.

25. The method according to claim 21, wherein the wafer is etched using a wafer etching solution as the
10 processing solution.

26. The method according to claim 21, wherein a porous silicon layer of a wafer having said porous silicon layer is etched using a porous silicon etching solution as the processing solution.

15 27. The method according to claim 21, wherein a porous silicon layer of a wafer having said porous silicon layer is etched using, as the processing solution, any one of

(a) hydrofluoric acid,

20 (b) solution mixture prepared by adding at least one of alcohol and hydrogen peroxide to hydrofluoric acid,

(c) buffered hydrofluoric acid,

(d) solution mixture prepared by adding at least
25 one of alcohol and hydrogen peroxide to buffered

hydrofluoric acid, and

(e) solution mixture of hydrofluoric acid, nitric acid, and acetic acid.

28. A semiconductor substrate fabrication method,

5 comprising:

the step of forming a non porous layer on a porous layer formed on a surface of a first substrate;

the step of bonding a first substrate side of a prospective structure and a second substrate prepared
10 separately to sandwich said non porous layer between the first substrate side and said second substrate;

the removal step of removing said first substrate from the bonded structure to expose said porous layer on a second substrate side thereof; and

15 the etching step of etching said porous layer while the second substrate side on which said porous layer is exposed is completely dipped into an etching solution, and ultrasonic waves are supplied, thereby exposing surface of the second substrate side,

20 the etching step rotating the second substrate side.

29. A semiconductor substrate fabrication method, comprising:

the step of forming a non porous layer on a porous
25 layer formed on a surface of a first substrate;

the step of bonding a first substrate side of a prospective structure and a second substrate prepared separately to sandwich said non porous layer between the first substrate side and said second substrate;

5 the removal step of removing said first substrate from the bonded structure to expose said porous layer on a second substrate side thereof; and

the etching step of etching said porous layer while the second substrate side on which said porous
10 layer is exposed is completely dipped into an etching solution, and ultrasonic waves are supplied, thereby exposing surface of the second substrate side,

the etching step rotating and vertically moving the second substrate side.

15 30. A semiconductor substrate fabrication method, comprising:

the step of forming a non porous layer on a porous layer formed on a surface of a first substrate;

the step of bonding a first substrate side of a
20 prospective structure and a second substrate prepared separately to sandwich said non porous layer between the first substrate side and said second substrate;

the removal step of removing said first substrate from the bonded structure to expose said porous layer on
25 a second substrate side thereof; and

the etching step of etching said porous layer while the second substrate side on which said porous layer is exposed is completely dipped into an etching solution, and ultrasonic waves are supplied, thereby
5 exposing surface of the second substrate side,

the etching step changing a position of an ultrasonic source.

31. The method according to claim 28, wherein the etching solution used in the etching step is any one of

10 (a) hydrofluoric acid,

(b) solution mixture prepared by adding at least one of alcohol and hydrogen peroxide to hydrofluoric acid,

(c) buffered hydrofluoric acid,

15 (d) solution mixture prepared by adding at least one of alcohol and hydrogen peroxide to buffered hydrofluoric acid, and

(e) solution mixture of hydrofluoric acid, nitric acid, and acetic acid.

20 32. The method according to claim 28, wherein the removal step comprises exposing said porous layer by grinding, polishing, or etching said first substrate from a back surface.

33. The method according to claim 28, wherein the
25 removal step comprises separating the first substrate

side and the second substrate side at a boundary of said porous layer.

34. The method according to claim 28, wherein said non porous layer is a single-crystal silicon layer.

5 35. The method according to claim 28, wherein said non porous layer is made up of a single-crystal silicon layer and a silicon oxide layer formed on said single-crystal silicon layer.

10 36. The method according to claim 28, wherein said non porous layer is a compound semiconductor layer.

37. The method according to claim 28, wherein said second substrate is a silicon substrate.

15 38. The method according to claim 28, wherein said second substrate is a silicon substrate having a silicon oxide film formed on a surface to be bonded to the first substrate side.

39. The method according to claim 28, wherein said second substrate is a light-transmitting substrate.

ABSTRACT OF THE DISCLOSURE

An ultrasonic bath (30) is arranged below a wafer processing bath (10). Wafers (40) are processed while ultrasonic waves are transmitted from the ultrasonic
5 bath (30) to the wafer processing bath (10). The wafers (40) are processed while being entirely dipped into the wafer processing bath (10) and rotated by wafer rotating rods (53).




FIG. 2




FIG. 3






FIG. 4A**FIG. 4B**

FIG. 5A




FIG. 5B




FIG. 6A




FIG. 6B




FIG. 7A




FIG. 7B




FIG. 8A




FIG. 8B




FIG. 8C




FIG. 9




FIG. 10A



FIG. 10B




FIG. 10C




FIG. 10D




FIG. 10E





FIG. 10F



PATENT

Docket No. _____

COMBINED DECLARATION AND POWER OF ATTORNEY FOR
ORIGINAL , DESIGN, NATIONAL STAGE OF PCT, SUPPLEMENTAL,
DIVISIONAL, CONTINUATION OR CONTINUATION-IN-PART APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

WAFER PROCESSING APPARATUS, WAFER PROCESSING METHOD, AND
SEMICONDUCTOR SUBSTRATE FABRICATION METHOD

the specification of which

- a. ☒ is attached hereto
b. ☐ was filed on _____ as application No.
_____ and was amended on _____
(if applicable).

PCT FILED APPLICATION ENTERING NATIONAL STAGE

- c. ☐ was described and claimed in International Application No.
_____ filed on _____ and as amended
on _____. (if any).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, § 1.56(a).

☒ I hereby claim foreign priority benefits under Title 35, United States Code § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

☒ The attached 35 U.S.C. § 119 claim for priority for the U.S. application(s) listed below forms a part of this declaration.

Country	Application Number	Date of filing (day, month, yr)	Date of issue (day, month, yr)	Priority Claimed
Japan	9-038079	21/02/1997		<input checked="" type="checkbox"/> YES <input type="checkbox"/> NO
Japan	9-038080	21/02/1997		<input checked="" type="checkbox"/> YES <input type="checkbox"/> NO

Docket No. _____

ADDITIONAL STATEMENTS FOR
DIVISIONAL, CONTINUATION OR CONTINUATION-IN-PART

I hereby claim the benefit under Title 35, United States Code § 120 of any United States application(s) listed below.

Application Serial No.	Filing Date Status (patented, pending, abandoned)
------------------------	--

Application Serial No.	Filing Date Status (patented, pending, abandoned)
------------------------	--

[] In this continuation-in-part application, insofar as the subject matter of any of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or Imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

I hereby appoint the following attorneys and/or agents with full power of substitution and revocation, to prosecute this application, to receive the patent, and to transact all business in the Patent and Trademark Office connected therewith: Jerome G. Lee (Reg. No. 16,967), John D. Foley (Reg. No. 16,836), John A. Diaz (Reg. No. 19,550), Thomas P. Dowling (Reg. No. 19,221), John C. Vassil (Reg. No. 19,098), Warren H. Rotert (Reg. No. 19,659), Alfred P. Ewert (Reg. No. 19,887), David H. Pfeffer, P.C. (Reg. No. 19,825), Harry C. Marcus (Reg. No. 22,390), Robert E. Paulson (Reg. No. 21,046), Stephen R. Smith (Reg. No. 22,615), Kurt E. Richter (Reg. No. 24,052), J. Robert Dailey (Reg. No. 27,434), Eugene Moroz (Reg. No. 25,237), John F. Sweeney (Reg. No. 27,471), Arnold I. Rady (Reg. No. 26,601), Christopher A. Hughes (Reg. No. 26,914), William S. Feiler (Reg. No. 26,728), Joseph A. Calvaruso (Reg. No. 28,287), James W. Gould (Reg. No. 28,859), Richard C. Komson (Reg. No. 27,913), Israel Blum (Reg. No. 26,710), Bartholomew Verdirame (Reg. No. 28,483), Maria C. H. Lin (Reg. No. 29,323), Joseph A. DeGirolamo (Reg. No. 28,595) and Christopher E. Chalsen (Reg. No. 30,936) of Morgan & Finnegan whose address is: 345 Park Avenue, New York, New York 10154.

[] I hereby authorize the U.S. attorneys and/or agents named hereinabove to accept and follow instructions from _____

_____ as to any action to be taken in the U.S. Patent and Trademark Office regarding this application without direct communication between the U.S. attorneys and/or agents and me. In the event of a change in the person(s) from whom instructions may be taken I will so notify the U.S. attorneys and /or agents named hereinabove.

Docket No. _____

I hereby specify the following as the correspondence address to which all communications about this application are to be directed:

SEND CORRESPONDENCE TO:

MORGAN & FINNEGAN, 345 Park Avenue, New York, New York 10154

DIRECT TELEPHONE CALLS TO: _____
(212) 758-4800Full name of sole or first inventor Fumio UEHARAInventor's signature* Fumio Uehara
Residence 629-2, Katakuramachi, date February 6, 1998
Hachioji-shi, Tokyo, JapanCitizenship JAPANPost Office Address 629-2, Katakuramachi, Hachioji-shi, Tokyo, JapanFull name of second joint inventor, if any Kiyofumi SAKAGUCHIInventor's signature* Kiyofumi Sakaguchi
Residence 19-2-504, Edahigashi 2-chome, date February 5, 1998
Tsuzuki-ku, Yokohama-shi, Kanagawa-ken, JapanCitizenship JAPANc/o CANON KABUSHIKI KAISHA,
Post Office Address 30-2, Shimomaruko 3-chome, Ohta-ku, Tokyo, Japan

[X] ATTACHED IS ADDED PAGE TO COMBINED DECLARATION AND POWER OF ATTORNEY
FOR SIGNATURE BY THIRD AND SUBSEQUENT INVENTORS FORM.

* Before signing this declaration, each person signing must:

1. Review the declaration and verify the correctness of all information therein; and

2. Review the specification and the claims, including any amendments made to the claims.

After the declaration is signed, the specification and claims are not to be altered.

To the inventor(s):

The following are cited in or pertinent to the declaration attached to the accompanying application:

PATENT

Docket No. _____

Full name of third joint inventor, if any Kazutaka YANAGITA

Inventor's signature* Kazutaka Yanagita

Residence 8-8-302, Mori 1-chome, date February 5 1998
Isogo-ku, Yokohama-shi, Kanagawa-ken, Japan

Citizenship JAPAN

c/o CANON KABUSHIKI KAISHA,
Post Office Address 30-2, Shimomaruko 3-chome, Ohta-ku, Tokyo, Japan

Full name of fourth joint inventor, if any Masakazu HARADA

Inventor's signature* Masakazu Harada

Residence 90-2-103, Tateya, date February 6, 1998
Akiruno-shi, Tokyo, Japan

Citizenship JAPAN

Post Office Address 90-2-103, Tateya, Akiruno-shi, Tokyo, Japan

Full name of fifth joint inventor, if any _____

Inventor's signature* _____

Residence _____ date _____

Citizenship _____

Post Office Address _____

20250524

(a) A duty of candor and good faith toward the Patent and Trademark Office rests on the inventor, on each attorney or agent who prepares or prosecutes the application and on every other individual who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application. All such individuals have a duty to disclose to the Office information they are aware of which is material to the examination of the application. Such information is material where there is a substantial likelihood that a reasonable examiner would consider it important in deciding whether to allow the application to issue as a patent. The duty is commensurate with the degree of involvement in the preparation or prosecution of the application.

* * * *

c) Any application may be stricken from the files if:

- (1) An oath or declaration ... is signed in blank;
- (2) An oath or declaration ... is signed without review thereof by the person making the oath or declaration;
- (3) an oath or declaration ... is signed without review of the specification, including the claims ...;

or

- (4) The application papers filed in the Office are altered after the signing of an oath or declaration ... referring to those application papers.

Title 35, U.S. Code, § 119

Benefit of earlier filing date in foreign country; right of priority

An application for patent for an inventor filed in this country by any person who has, or whose legal representatives or assigns have, previously regularly filed an application for a patent for the same inventor in a foreign country which affords similar privileges in the case of applications filed in the United States or to citizens of the United States, shall have the same effect as the same application would have if filed in this country on the date on which the application for patent for the same invention was first filed in such foreign country, if the application in this country is filed within twelve months from the earliest date on which such foreign application was filed; but no patent shall be granted on any application for patent for an invention which had been patented or described in a printed publication in any country more than one year before the date of the actual filing of the application in this country, or which had been in public use or on sale in this country more than one year prior to such filing.

Title 35, U.S. Code, § 120

Benefit or earlier filing date in the United States

An application for patent for an invention disclosed in the manner provided by the first paragraph of section 112 of this title in an application previously filed in the United States, or as provided by section 363 of this title, which is filed by an inventor or inventors named in the previously filed application shall have the same effect, as to such invention, as though filed on the date of the prior application, if filed before the patenting or abandonment of or termination of proceedings on the first application or an application similarly entitled to the benefit of the filing date of the first application and if it contains or is amended to contain a specific reference to the earlier filed application.

Title 35, U.S. Code § 101

Inventions patentable

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

Conditions for patentability; novelty and loss of right to patent

A person shall be entitled to a patent unless --

- (a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country before the invention thereof by the applicant for patent, or
- (b) the invention was patented or described in a printed publication in this or foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States, or
- (c) he has abandoned the invention, or
- (d) the invention was first patented or caused to be patented, or was the subject of an inventor's certificate, by the applicant or his legal representatives or assigns in a foreign country prior to the date of the application for patent in this country on an application for patent or inventor's certificate filed more than twelve months before the filing of the application in the United States, or

* * * *

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent, or

(f) he did not himself invent the subject matter sought to be patented, or

(g) before the applicant's invention thereof the invention was made in this country by another who had not abandoned, suppressed, or concealed it. In determining priority of invention there shall be considered not only the respective dates of conception and reduction to practice of the invention, but also the reasonable diligence of one who was first to conceive and last to reduce to practice, from a time prior to conception by the other ...

Title 35, U.S. Code § 103

Conditions for patentability; non-obvious subject matter

A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Subject matter developed by another person, which qualifies as prior art only under subsection (f) or (g) of section 102 of this title, shall not preclude patentability under this section where the subject matter and the claimed invention were, at the time the invention was made, owned by the same person or subject to an obligation of assignment to the same person.

Title 35, U.S. Code § 112 (in part)

Specification

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same, and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Please read carefully before signing the Declaration attached to the accompanying Application.

If you have any questions, please contact Morgan & Finnegan